For the logic input levels given in Figure 3E13, what are the logic levels of test points A, B and C in this circuit? (Assume positive logic.)

Related Questions